Abstract-Thermal simulation of a stack consists of three IC layers bonded "face up" is performed. It is shown that by inserting electrically isolated thermal through silicon via (TTSV) having Cu core and CVD diamond as a liner shell that extends across the layers to substrate, significant temperature reduction up to (103K) 62% can be achieved which also reflected through almost 60% reduction in thermal resistivity. Additionally simple microchannel integration with IC 3 layer and allowed fluid flow through the channel show transient temperature reduction. TTSV is also shown to be effective in mitigating severe heat dissipation issue facing 3-D IC bonded "face down" and logic layer stacked on memory substrate.
[1]. However, power dissipation, which is known to negatively impact 2-D chip performance and reliability, is expected to be exacerbated further in 3-D IC as heat generated by each IC layer must be dissipated through a smaller 3-D chip foot print [2] [3] [4] [5] . This results in a sharp increase in power density and is a potential killer to 3-D IC development if left unmanaged.
Long back Lee et al [6] improve thermal problem in IC, by using thermal via. It is shown that as the size of thermal via islands increases, more heat removal is achieved at the expense of Si area that can be utilized for ICs. Rahman et al [3] suggested that Cu thermal via could help to relieve heat dissipation problem in 3-D ICs. Goplen et al [6] assigned specific areas of a 3-D ICs and used to adjust their effective thermal conductivities. The thermal via placement method makes iterative adjustments to these thermal conductivities in order to achieve a desired maximum temperature objective.
With a simple 3-D circuit model, it is shown that via density strongly affects the spatial temperature distribution. Singh and tan [5] showed significant reduction of top layer temperature using TTSV and also found that there is no heat dissipated by electrical TSV. However, they have done quit comprehensive study on the effect of thermal through silicon via (TTSV) on Table I .
III. RESULTS AND DISCUSSION
A. TTSV fo r cooling the Ie layers
In 3 stacked IC layer heat generated in the upper layers cannot be dissipated effectively to the substrate. This problem can be mitigated by the insertion of TTSV that extends through the Power Density (W/mm 2 ) 8. Distance from TTSV (,.Im) 
IV. CONCLUSION
Targeted and bulk thermal modeling of 3 IC layers stack has been carried out and observed that chip temperature can go very high without managing it. It is observed that TTSV with conductive liner such as CYD diamond is very useful to mitigate heat from different IC levels. We have observed about 120 K temperature difference after application of CVDD as a liner material which is about 52% reduction in temperature. In heterogeneous integration of logics and memories was also evaluated and found that with the help of targeted cooling using CVD Diamond MML or MLL configuration can be used for stacking for future application as it turns out best shielded with thermal and electrical affects. We have observed that due to CVD D liner in TTSV reduced the temperature by 51 K in case of MML configuration. Present results will be useful to design the TTSV as well arrangement of stacking of Memories and logic for future application.
